
W9725G6IB
6. BLOCK DIAGRAM
CLK
CLK
DLL
CLOCK
BUFFER
CKE
CS
CONTROL
SIGNAL
RAS
COMMAND
GENERATOR
CAS
DECODER
WE
A10
COLUMN DECODER
CELL ARRAY
BANK #0
COLUMN DECODER
CELL ARRAY
BANK #1
A0
A9
A11
ADDRESS
BUFFER
MODE
REGISTER
SENSE AMPLIFIER
SENSE AMPLIFIER
A12
BA0
BA1
ODT
REFRESH
COUNTER
COLUMN
COUNTER
PREFETCH REGISTER
DATA CONTROL
CIRCUIT
DQ
BUFFER
ODT
CONTROL
DQ0
|
DQ15
LDQS
LDQS
UDQS
UDQS
LDM
UDM
COLUMN DECODER
CELL ARRAY
BANK #2
SENSE AMPLIFIER
COLUMN DECODER
CELL ARRAY
BANK #3
SENSE AMPLIFIER
NOTE: The cell array configuration is 8192 * 512 * 16
Publication Release Date: Oct. 23, 2009
-8-
Revision A04